A memory interface technique that transfers eight bits of data per clock cycle on a single data lane. It achieves this massive throughput by utilizing multiple clock phases or advanced signaling methods, greatly increasing bandwidth without raising the base clock frequency of the bus.
Heard on the job
The new memory controller supports an octal data rate, giving us the bandwidth needed for the uncompressed video buffer.